# HG changeset patch # User iuc # Date 1655486860 0 # Node ID 8a0473eb465ef9b4e4d1819e56bedac8eb4c93c3 # Parent 4ef88f9a195daa2f569ab9f7b24edb1ecd2856b1 planemo upload for repository https://github.com/galaxyproject/tools-iuc/tree/master/tools/maxbin2/ commit e5b086199e53e32ffdf46ac6ba36c43f8ef6db26 diff -r 4ef88f9a195d -r 8a0473eb465e maxbin2.xml --- a/maxbin2.xml Wed Nov 18 10:42:37 2020 +0000 +++ b/maxbin2.xml Fri Jun 17 17:27:40 2022 +0000 @@ -1,157 +1,202 @@ - + clusters metagenomic contigs into bins + + masigpro + 2.2.7 + + + + + + + + + + + + + maxbin2 > reads_list && + #else + #for $r in $assembly.inputs.reads #if $r - echo '$r' >> reads_list && +echo '$r' >> reads_list && #end if #end for - #else if $intype_cond.intype_select == 'abdc': - #for $a in $intype_cond.abund + #end if +#else if $assembly.inputs.type == 'abund' + #if $assembly.type == 'individual' +echo '$assembly.inputs.abund' >> abund_list && + #else + #for $a in $assembly.inputs.abund #if $a - echo '$a' >> abund_list && +echo '$a' >> abund_list && #end if #end for #end if +#end if - ## in case of reassembly the IBDA out and err is appended - ## to differentiate this a header is added also befor the - ## MaxBin2 outputs - #if $intype_cond.intype_select == 'rds' and $intype_cond.reassembly != "" - echo "==== MaxBin2 stdout ====" && - echo "==== MaxBin2 stderr ====" 1>&2 && - #end if +## in case of reassembly the IBDA out and err is appended +## to differentiate this a header is added also befor the +## MaxBin2 outputs +#if $assembly.inputs.type == 'reads' and $assembly.inputs.reassembly != "" +echo "==== MaxBin2 stdout ====" && +echo "==== MaxBin2 stderr ====" 1>&2 && +#end if - run_MaxBin.pl +run_MaxBin.pl -contig '$contig' -out out - #if $intype_cond.intype_select == 'rds': - -reads_list reads_list - $intype_cond.reassembly - #else if $intype_cond.intype_select == 'abdc': - -abund_list abund_list - #end if - #if $adv_cond.adv_select == 'yes': - -min_contig_length $adv_cond.min_contig_length - -max_iteration $adv_cond.max_iteration - -prob_threshold $adv_cond.prob_threshold - $adv_cond.plotmarker - -markerset $adv_cond.markerset - #end if +#if $assembly.inputs.type == 'reads': + -reads_list reads_list + $assembly.inputs.reassembly +#else if $assembly.inputs.type == 'abund': + -abund_list abund_list +#end if + -min_contig_length $adv.min_contig_length + -max_iteration $adv.max_iteration + -prob_threshold $adv.prob_threshold + $output.plotmarker + -markerset $output.markerset -thread \${GALAXY_SLOTS:-1} - && gzip -cd out.marker_of_each_bin.tar.gz | tar -xf - +&& gzip -cd out.marker_of_each_bin.tar.gz | tar -xf - - ## redirect the idba out and err file content to stdout and err - ## since this is also wanted in case the error case ';' is used here to - ## separate commands - #if $intype_cond.intype_select == 'rds' and $intype_cond.reassembly != "" - ; echo "==== IDBA stdout ====" - && if [[ -f out.idba.out ]]; then cat out.idba.out; fi - && echo "==== IDBA stderr ====" 1>&2 - && if [[ -f out.idba.err ]]; then cat out.idba.err 1>&2; fi - #end if +## redirect the idba out and err file content to stdout and err +## since this is also wanted in case the error case ';' is used here to +## separate commands +#if $assembly.inputs.type == 'reads' and $assembly.inputs.reassembly != "" +; echo "==== IDBA stdout ====" +&& if [[ -f out.idba.out ]]; then cat out.idba.out; fi +&& echo "==== IDBA stderr ====" 1>&2 +&& if [[ -f out.idba.err ]]; then cat out.idba.err 1>&2; fi +#end if ]]> - - - - - - - - - - - - - - - - - - - + + + + + - - - - - - - - - - - - - + + + + + + + + + + + + + + + + + + + + + + + +
+ + + +
+
+ + + + + + + + +
- + - - - - + + + - - adv_cond['adv_select']=='yes' and adv_cond['output_log'] + + output['log'] - - adv_cond['adv_select']=='yes' and adv_cond['output_marker'] + + output['marker'] - - intype_cond['intype_select']=='rds' and intype_cond['output_abundances'] + + assembly['inputs']['type']=='reads' and assembly['inputs']['output_abundances'] - - adv_cond['adv_select']=='yes' and adv_cond['plotmarker'] + + output['plotmarker'] - + - adv_cond['adv_select']=='yes' and adv_cond['output_markers'] + output['markers'] - - + - intype_cond['intype_select']=='rds' and intype_cond['reassembly'] + assembly['inputs']['type']=='reads' and assembly['inputs']['reassembly'] - + - intype_cond['intype_select']=='rds' and intype_cond['reassembly'] + assembly['inputs']['type']=='reads' and assembly['inputs']['reassembly'] - - intype_cond['intype_select']=='rds' and intype_cond['reassembly'] + + assembly['inputs']['type']=='reads' and assembly['inputs']['reassembly'] - - intype_cond['intype_select']=='rds' and intype_cond['reassembly'] + + assembly['inputs']['type']=='reads' and assembly['inputs']['reassembly'] - - - + + + + + + + + - - - +
+ + + +
+
+ + + + + +
@@ -160,29 +205,49 @@
- + - - - - + + + + + + + + - - - - - - - +
+ + + +
+
+ + + + + +
- + + + + + + - + + + + + + + @@ -193,18 +258,25 @@ - - - + + + + + + - - +
+
+
+ + + - +
@@ -217,14 +289,27 @@ - - - - + + + + + + + + - - - +
+ + + +
+
+ + + + + +
@@ -233,15 +318,31 @@ - - + + + + + + + + + + + + - + + + + + + +